

SHEET INDEX		
CONTENT	SHEET NO.	SHEET ISSUE
RECORD OF CHANGES		
SUPPLEMENT INFORMATION		
CURRENT GRAIN	1	6
NOTES		
SYMBOL		
CIRCUIT SCHEMATIC	2	6
COMPONENT LIST	3	6
CIRCUIT DESCRIPTION	4	6
DC TESTS		
AC TESTS		

LEVEL CONTROL BOARD  
ELEMENT IDENT

TERM. MOD.	FUNC	TERM.	LOC.
COW	I	311	2F0
LRA	I	316	2G0
LRR	I	214	2G0
LRC	I	213	2F0
LHD	I	312	2H0
MASD0	I	212	2G0
BFCPD010	I	205	2E0
SENS	I	310	2F0
TCCPD010	I	210	2E0
TCRCH	I	303	2H0
LRCN	I	206	2H0
LRCP	I	305	2H0
HS1	I	204	2C9
HS1	I	304	2F9
+3	P	000	2H5
+24	P	018,118	2H0
GR01	G	200,319	2H5
GR02	G	000,200	2H4

## RECORD OF CHANGES

Dwg	PREV FURN	STD	MFR DISC	SEE NOTE
1				
2				
3				
4				
5				

NOTES:

1. GROUND RETURN
2. UNLESS OTHERWISE SPECIFIED:  
CAPACITANCE VALUES ARE IN MICROFARADS  
VALUES PRECEDED BY THE SYMBOL + (PLUS)  
OR - (MINUS) ARE IN VOLTS
3. BATTERY AND GROUND TERMINALS FOR  
INTEGRATED CIRCUITS

IC CODE	PUR TERM	GRD TERM
50286	15	11
5020E	13	8

4. BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE AS FOLLOWS:

## FUNCTION TERMINAL

+3V	DOG
+24V	018,118
GR01	200,319
GR02	000,250

5. HORIZONTAL MOUNTING CENTERS ARE 1.0 INCH.

6. CURRENT GRAIN: +3 AT 10 mA  
+24 AT 130 mA

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEM	TH

NOTICE  
NOT TO BE MADE OR  
DISCLOSED OUTSIDE  
THE BELL SYSTEM  
EXCEPT BY WRITTEN AGREEMENT

ISSUE  
6A

CATEGORY	NO.
CONNECTOR ON FRAME	947B GR 947C


SERIES FOR LATEST CLASS A  
CHANGE. (ANY HIGHER SERIES IS  
ACCEPTABLE).

1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
5. THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

FC207 CIRCUIT PACK  
LEVEL CONTROL BOARD  
CIRCUIT

(2) CPS-FC207  
4 SHEETS  
BELL TELEPHONE LABORATORIES INCORPORATED  
6S

PART OF CPS FC207  
LEVEL CONTROL BOARD CIRCUIT



PART OF CPS FC207

#### LEVEL CONTROL BOARD CIRCUIT

### EE207 CIRCUIT DESCRIPTION (CONT)

WHEN THE CURRENT FLOWING IN THE SENSE LEAD EXCEEDS THE THRESHOLD OF A COMPARATOR, THE VOLTAGE AT THE EMITTER OF Q1 BECOMES NEGATIVE WITH RESPECT TO THE REFERENCE VOLTAGE OF THE COMPARATOR. UNDER THESE CONDITIONS THE OUTPUT OF THE COMPARATOR WILL GO POSITIVE (RELATIVE TO THE REFERENCE VOLTAGE AT THE Emitter OF Q11). THE ASSOCIATED LEVEL SHIFTING TRANSISTOR, (Q8, OR Q9 OR Q10), WILL BE TURNED ON BY THE HIGH STATE OF THE COMPARATOR. THIS WILL TURN ON DIODES CR9-CR14 ACROSS THE RESISTORS R29, R30 AND R31. THE DIODES CR9-CR14 ACROSS RESISTORS R29, R30 AND R31 ARE USED TO LIMIT THE "HIGH" GOING OUTPUT SIGNALS TO ABOUT 1.2V WHEN TRANSISTORS Q8, Q9 OR Q10 TURN "ON".

CR<sub>B</sub>, R34, R35 AND Q11 PROVIDE A REFERENCE VOLTAGE FOR THE COMPARATOR OUTPUTS AND OUTPUT LEVEL CONVERTING TRANSISTORS OF

CAPACITORS C1 AND C10 PERFORM A FILTERING FUNCTION FOR THE +24 VOLT AND +3 VOLT POWER SUPPLIES. THE 100 OHM RESISTOR (R16) IS USED AS A TERMINATION FOR TESTING OF CPD POINTS. THE FOUR INPUTS LRA, LRb, LRC, AND LRD ARE USED TO TERMINATE THE BACK-PLANE LEADS WHICH CONTAIN THE 3.6 MC CLOCK PHASES.

PLANE LENDERS WHICH CONTAIN THE 3A C

Maintainence testing so that for normal operation (production of normal current levels) CPD pulse current is limited to 10mA. The maximum current available for a CPD pulse is produced by the combination of the zener diode CR7, logic diodes CR4 and CR6, and the emitter follower configuration of transistor Q1. Thus, the maximum current available is 10mA. The noise low impedance provided by the CPD matrix between the sense transistors (Q7) and the Q7 lead (which usually goes to ground through saturated transistor Q5) leads to poor noise immunity. This is overcome by the use of resistors R3 and R5. These resistors limit the current through transistor Q7. Resistors R3 and R5 will limit the sense current to a maximum of 120mA.

MONITORING OF THE CURRENT IN THE SENSE LEAD IS ACCOMPLISHED BY THE 5022E, (IC1), AND THE TWO 5022B, (IC2 AND IC3), INTEGRATED COMPARATORS. THE SENSE LEAD CURRENT TO THE CPD MATRIX PLUS THE BASE CURRENT OF 07 FLAMS THROUGH THE PARALLEL COMBINING RESISTOR R3, AND THE CURRENT DEVELOPED ACROSS R3 WILL BE PROPORTIONAL TO THE SENSE CURRENT WHICH FLOWS TO THE CPO MATRIX TO GENERATE THE CPO OUTPUT PULSES. THE VOLTAGE ACROSS R3 AND R5 IS USED AS A COMMON INPUT TO ALL THREE COMPARATORS. EACH COMPARATOR HAS A DIFFERENT REFERENCE VOLTAGE, AND THE SENSE CURRENT AND SENSE VOLTAGE INPUTS. THESE EACH OF THE COMPARATORS OUTPUTS WILL GO POSITIVE AT A DIFFERENT SENSE CURRENT LEVEL.

THE REFERENCE VOLTAGES USED BY THE THREE COMPARATORS HAVE BEEN SET SO AS TO DISTINGUISH THREE DIFFERENT CPD PULSE CURRENT LEVELS. THE OUTPUTS NS1, IS1, AND MS1, THEREFORE, REPRESENT MONITORED CURRENT LEVELS ABOVE THREE THRESHOLDS. THIS MS1 CURRENT THRESHOLD (FIVE) IS ABOUT 43 MILLIAMPERES.

THE 151 THRESHOLD LEVEL IS ABOUT 25 MILLIAMPERES, AND THE 151 CURRENT THRESHOLD LEVEL IS ABOUT 14 MILLIAMPERES. THE ACTUAL OPERATION OF MONITORING THE CURRENT IS ACCOMPLISHED BY COMPARING THE Emitter VOLTAGE OF Q7 TO THE VARIOUS REFERENCE VOLTAGES OF THE COMPARATORS. THE THREE REFERENCE VOLTAGES ARE PRODUCED BY THE VOLTAGE DIVIDER MADE UP OF RESISTORS R22, R23, R24 AND R25. THE VOLTAGE APPLIED TO THE DIVIDER IS THE REGULATED VOLTAGE AT THE Emitter OF Q1 TO GROUND.

CURRENT FLOWING IN THE SENS. LEAD WILL CAUSE A PROPORTIONAL

VOLTAGE ACROSS THE PARALLEL COMBINATION OF R3 AND K35 (AT THE Emitter OF Q7). IF THIS VOLTAGE IS MORE POSITIVE THAN THE REFERENCE LEVEL OF A PARTICULAR COMPARATOR, THE OUTPUT OF THAT COMPARATOR WILL BE HIGH. TO AVOID THIS, WE SAY THAT THE REGULATED VOLTAGE AT THE BASE OF LEVEL SHIFTING TRANSISTORS IS 0.9 OR 0.10. UNDER THESE CONDITIONS THE LEVEL SHIFTING TRANSISTOR ASSOCIATED WITH THE COMPARATOR WILL BE TURNED "OFF" AND THE M11, IS1, AND NS1 OUTPUTS HELD LOW BY RESISTORS R29, R30 AND R31, RESPECTIVELY.

E6203 CIRCUIT 8M

**G SIZE**

BPC\_E024

10 of 10

Laboratories CPS-PC207

**PART OF CPS FC207**  
LEVEL CONTROL BOARD CIRCUIT

A ALL FC207 CIRCUIT PACKS SHALL BE CAPABLE OF PASSING THE FOLLOWING TESTS.

1.0 DC TESTS

FC207 SHALL BE CONNECTED AS SHOWN. POWER SUPPLY VOLTAGES MUST BE CAPABLE OF MAINTAINING INDICATED VOLTAGE  $\pm 5\%$ . RESISTANCE BOX MUST HAVE A RANGE OF 1 TO 1500 OHMS AND A TOLERANCE OF  $\pm 1\%$  OR LOWER.

S1	S2	S3	S4	S5	RES BOX SETTING	Y1	Y2	Y3	Y4	Y5
X	X	X	X	X	70	21.2V	21.2V	21.4V	<1.0V	
X	X	X	X	X	15050	\$0.1V	\$0.1V	\$0.1V	15 TO 17V	
X	X	X	X	X	10810	21.2V	\$0.1V			
X	X	X	X	X	7100		\$0.1V			
X	X	X	X	X	4050		21.2V	\$0.1V		
X	X	X	X	X	4030			\$0.1V		
X	X	X	X	X	3460			21.2V		
X	X	X	X	X	2000	21.2V	21.2V	21.2V	\$1V	15 TO 17V
-	-	-	-	-	2000	\$0.1V	\$0.1V	\$0.1V		\$1V
X	X	X	X	X	2000	21.2V	\$0.1V	\$0.1V	15 TO 17V	
X	-	-	-	-	2000		21.2V	\$0.1V	15 TO 17V	

- X SWITCH CLOSED
- SWITCH OPEN
- (BLANK) DON'T CARE



2.0 AC TESTS

AC OPERATION OF THE FC207 CAN BE CHECKED BY PERFORMING THE FOLLOWING TESTS. THE FC207 SHOULD BE CONNECTED AS SHOWN. THE POWER SUPPLIES MUST BE CAPABLE OF MAINTAINING THE INDICATED VOLTAGES  $\pm 5\%$ . PULSES FROM A DATA PULSE GENERATOR, CONTAINING A NEGATIVE EDGE OF 50ns DURATION AT A 6usec REPETITION RATE, THE RISE TIME OF THE 450ns PULSE SHOULD BE 5ns OR LESS, AND THE PULSE AMPLITUDE SHOULD BE ADJUSTABLE FROM -5V TO +10V WHEN TERMINATED IN 500 ohms. VOLTAGE 100 OR EQUIVALENT.

THE VOLTAGE WAVEFORMS AT V1A SHOULD BE MONITORED WITH AN OSCILLOSCOPE CAPABLE OF RELIABLE TIMING MEASUREMENTS. A LEAD-IN LEAD-OUT OF THE OUTPUT WAVEFORMS FOR TIMING COMPARISONS. FOR TEST ACCURACY IN TIMING CHECKS, THE OSCILLOSCOPE TIME BASE SHOULD ALLOW VIEWING THE OUTPUTS ON A 10mV/cm DISPLAY (TECHNITRON 700 SERIES OSCILLOSCOPES EQUIVALENT).

THE CURRENT PULSE IN THE SENSE LEAD, (ISENS), SHOULD BE MONITORED USING A CURRENT PROBE ATTACHED TO THE OSCILLOSCOPE. THE PROBE SHOULD BE OF SUFFICIENT SENSITIVITY TO ACCURATELY DETERMINE THE AMPLITUDE OF CURRENT PULSES OF 15mA TO 200 mA (TECHNITRON PARK, OR EQUIVALENT).

2.1 ADJUST THE PULSE GENERATOR FOR A NEGATIVE OUTPUT PULSE 450ns WIDE WITH A REPETITION RATE OF 6usec.

TEST NO.	ADJUST ISENS CURRENT LEVEL	MONITOR OUTPUT	MONITOR FOR:	OUTPUT TIMING	WAVEFORMS AND TIMING DIAGRAMS	PURPOSE OF THE TEST
1.	ADJUST V4 UNTIL THE ISENS CURRENT PULSE IS 16mA.	V1	An output pulse 21.2V and wider than 300ns.	The output at V1 should be 21V within 50ns after ISENS crosses the 15mA level.		This test measures the delay in the response of the marginal current detector when a marginal current pulse is flowing in the sense lead.
2.	ADJUST V4 UNTIL THE ISENS CURRENT PULSE IS 60mA.	V1	An output pulse 21.2V and wider than 350ns.	The output at V1 should be 21V within 10ns after ISENS crosses the 15mA level.		This test measures the delay in the response of the marginal current detector when a normal current pulse is flowing in the sense lead.
		V2	An output pulse 21.2V and wider than 250ns.	The output at V2 should be 21V within 200ns after ISENS crosses the 25mA level.		
		V3	An output pulse 21.2V and wider than 250ns.	The output at V3 should be 21V within 200ns after ISENS crosses the 45mA level.		
				X V1, V2 AND V3 1 TIMES REASONED AT THE V4 CROSSING		

